

By

Ahmad "Daniel" Moghimi

PhD Candidate

Worcester Polytechnic Institute (WPI)

@danielmgmi

OUTLINE

Summary of Recent Contributions:

- Microarchiture \rightarrow MemJam
- Intel SGX \rightarrow CacheZoom
- Intel EPID \rightarrow CacheQuote
- Speculation \rightarrow Spoiler
- Mitigation \rightarrow MicroWalk
- Shared FPGA-CPU Hardware Security
 - Proposal
 - Lab Equipment/Setup
 - Ongoing Work



µArch Attacks: Data Dependency









WB Write Back







- EX Execute
- WB Write Back















µArch Attacks: 4K Aliasing False Dependency

- Memory loads/stores are executed out of order and speculatively
- The dependency is verified after the execution!



- 4K Aliasing: Addresses that are 4K apart are assumed dependent
- Re-execute the **load** and corresponding instructions due to false dependency
- Virtual-to-physical address translation \rightarrow Memory disambiguation









100



MemJam

















- Conflicted intra-cache line Leakage (4-byte granularity)
- Higher time correlates \rightarrow Memory accesses with the same bit 3 to 12
- 4 bits of intra-cache level leakage









Constant time AES — Safe2Encrypt_RIJ128

- Scatter-gather implementation of AES
 - 256 S-Box 4 Cache Line
 - Cache independent access pattern
- Implemented and distributed as part of Intel products
 - Intel SGX Linux Software Development Kit (SDK)
 - Intel IPP Cryptography Library



MemJam Attack on Safe2Encrypt_RIJ128



$$index = S^{-1}(c \oplus k) \longrightarrow index < 4.$$

MemJam Attack on Safe2Encrypt_RIJ128



Observations

Intel SGX

INTEL SOFTWARE GUARD EXTENSION (SGX)

Trusted Execution Environment (TEE)

- Enclave: Hardware protected user-level software module
 - Loaded by the user program
 - Mapped by the Operating System
 - Authenticated and Encrypted by CPU
- Memory accesses are protected by the hardware





MemJam Attack on SGX



Observations

CacheZoom: Controlled Cache Attack ON SGX

- 1. Isolation of the target & victim cache
- 2. Stabilize the processor frequency
- 3. Perform the attack on small exec steps by interrupting the victim
- 4. Measure and filter the remaining noise









Step 1: Attacker prime all the L1D sets

 (13)) (
τő	-					
	Te0[(s0	>>	24)		1	*
	Tel[(s1	>>	16)	6	Oxff]	*
	Te2[(#2	>>	03	4	[1380	*
	Te3[(#3		3	6	Oxff]	*
	rk[4];					
τ1	-					
	Te0[(a1)	>>	24)		1	^
	Tel[(#2	>>	16)	6	Oxff]	*
	Te2[(#3	>>	63	6	[11x0	*
	Te3[(s0		2	6	Oxff]	*
	rk[5]:		1.5		10.10	
τ2	-					
	TeOI (#2	>>	241		1	
	Tel[(#3	>>	16)	6	Owff1	
	Te21(a0	>>	63	4	Oxffl	•
	Te3f (a1		5	6	ONEET	
	rk[6]:					
1.3	-					
- 22	Teol (a3	>>	741		1	
	Telf(a0	-	1.61		Owers	
	Te21 (#1	-	-	2	Oweel	
	Te3I (a2			2	Owfel	
			1		1	
N In Stateshield						
	Int an					
**	breat :					
	Dicas,					
-0	-					
	Tellford	-	721		1	
	Telleri	1	1.4	4	OWFER	
	Te21(12	5		2	Owers	
	Testies	-		2	Owers.	
			1		ana a	
1.1	Twin't'					
	The second					
	TeOILET	-	7.6.8			
	TeO[(t1	>>	24)			
	Te0[(t1 Te1[(t2	* *	24)	4	Oxff]	*
	Te0[(t1 Te1[(t2 Te2[(t3	* * *	24) 16) 8)		[11x0 [11x0	* * *
	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0	* * *	24) 16) 6)		[11x0 [11x0 [11x0 [11x0	* * *
	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1];	* * *	24) 16) 6))		0xff] 0xff] 0xff]	* * *
82	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]:	***	24) 16) 0))		0xff] 0xff] 0xff]	* * *
82	TeO[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]; TeO[(t2	*** *	24) 16) 0) 24)		0xf[] (11x0 [11x0 [11x0	* * * * *
82	TeO[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]; TeO[(t2 Te1[(t3	*** **	24) 16) 0)) 24) 16)		0xff] 0xff] 0xff] 11x0 [11x0	* * * * * *
82	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]; " Te0[(t2 Te1[(t3 Te2[(t0	*** ***	24) 16) 8) 24) 16) 8)		0xff] 0xff] 0xff] 0xff] 10xff] 10xff]	
82	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]; Te0[(t2 Te1[(t3 Te2[(t0 Te3[(t1	*** ***	24) 16) 0) 24) 16) 8)		(11x0 (11x0 (11x0 (11x0 (11x0 (11x0	* * * * * * *
82	Te0[(t] Te1[(t2 Te2[(t3 Te3[(t0 rk[1]) Te0[(t2 Te1[(t3 Te2[(t0 Te3[(t] rk[2]);	*** ***	24) 16) 0) 24) 16) 16) 16) 16)		[] []]]]]]]]]]]]]	* * * * * * *
82 83	Te0[(t] Te1[(t2 Te2[(t3 Te3](t0 rk[1]) Te0[(t2 Te1[(t3 Te2[(t0 Te3](t1 rk[2]);	***	24) 16) 0) 24) 16) 16) 0)		[13%x0 [3%x0 [3%x0 [3%x0 [3%x0 [3%x0 [3%x0 [3%x0	* * * * * * *
82 83	Te0[(t] Te1[(t2 Te2[(t3 Te3[(t0 rk[1]) Te0[(t2 Te1[(t3 Te1[(t3 Te2[(t0 Te3[(t1 rk[2]); Te0[(t3	*** *** *	24) 16) 0) 24) 16) 8) 16) 8) 16) 24)		[13%x0 [3%x0	*** *** * * *
82 83	Te0[(t] Te1[(t2 Te2[(t3 Te3[(t0 rk[1]) Te0[(t2 Te1[(t3 Te1[(t3 Te2[(t0 Te3[(t1 rk[2]) Te0[(t3 Te1[(t0	*** *** **	24) 16) 0) 24) 16) 16) 0) 24) 16) 0) 24) 16) 0) 24)		1 1 1 1 1 1 1 1 1 1 1 1 1 1	*** **** **
82 83	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]) Te0[(t2 Te1[(t3 Te2[(t0 Te3[(t1 rk[2]) Te0[(t3 Te1[(t0 Te2[(t1	*** *** ***	24) 16) 0) 24) 16) 0) 24) 16) 0) 24) 16) 0) 24) 16) 0) 0) 0) 0) 0) 0) 0) 0) 0) 0) (xff] (xff] (xff] (xff] (xff] (xff] (xff] (xff] (xff]	*** **** ***
82 83	Te0[(t1 Te1[(t2 Te2[(t3 Te3[(t0 rk[1]; Te0[(t2 Te1[(t3 Te2[(t0 Te3[(t1 rk[2]; Te0[(t3 Te1[(t0 Te2[(t1 Te3[(t2	*** ***	24) 16) 8) 24) 16) 8) 16) 8) 16) 16) 16) 16) 16) 16) 16) 16		[1 1 1 1 1 1 1 1 1 1 1 1 1	*** **** ****









PC

Step 1: Attacker prime all the L1D sets Step 2: Victim executes some codes





30









 \mathbf{PC}

Step 1: Attacker prime all the L1D sets Step 2: Victim executes some codes

Step 3: Attacker interrupts the execution pipeline

Step 4: Attacker probes the access times \rightarrow Go to step l







CacheQuote

CacheQuote Attack

- Quoting Enclave:
 - EPID Signature scheme built-in enclave by Intel
 - Attest the integrity of user-provided enclave
- EPID Implementation (is)was not constant-time

CacheQuote Attack

- Loop iteration leaks Leading Zero Bits
- CacheZoom to accurately measure
- Feed the short vectors to a lattice and

```
procedure MULPOINT(point P, window size the Booth recoding)
```

```
P_0 \leftarrow \mathcal{O}
     for i \leftarrow 1 to 2^{w-1} do
          P_i \leftarrow P \cdot P_{i-1}
     end for
     i \leftarrow \max\{j : s_j \neq 0\}
     r \leftarrow P_{|s_i|}
     i \leftarrow i - 1
     while i \ge 0 do
           r \leftarrow \overline{r^2}^w
           t \leftarrow P_{|s_i|}
           r \leftarrow r \cdot \text{ctSelect}(t, t^{-1}, \text{isNegative}(s_i))
           i \leftarrow i - 1
     end while
     return r
end procedure
```



Memory Speculation

Speculative Memory Accesses



39

Spoiler on **Spoiler** Attack



MicroWalk: Finding µArch Sources in Binaries

 Detecting Leakages based on Binary Instrumentation and Mutual Information Analysis



Accelerators in the Cloud

Side-channel Threats Shared FPGA-CPU Platforms

- FPGAs on the cloud can boost applications
 - Optimized Application-specific Hardware Configuration
 - e.g Real-time Artificial Intelligence
- New Attack Surface:
 - Accelerator Function Units (AFUs) placed on the FPGA can be used to interact with the CPU or other AFUs for malicious purpose.
 - AFU to AFU Attack
 - AFU to HPS Attack
 - AFU to CPU Attack
 - CPU to AFU Attack
 - Across VMS ?

Shared FPGA-CPU Platforms



Attack Vectors

Rowhammer



Trojan Bitstreams



Cache Attacks



Cold Boot



• DMA/IOMMU



• FPGA-centric Attacks



What is interesting about FPGA-CPU in the Cloud?

- Infancy, Attack/Defense Playground (Intel SGX in 2015)
- Customizable Hardware \rightarrow More Devastating Attacks
 - E.g. Design your own timers, Direct access to memory interface, etc.
- Complex Threat Model

Lab/Collaboration Setup

- Weekly Meeting (2 Faculty + 3 Students = 5 people are actively involved.)
- Software
 - OPAE Stack
 - Intel Quartus (Synthesis)
 - KVM (Virtualization Scenario)
- Hardware
 - Remote Access to Intel Labs (Xeon)
 - Local Server including Intel PAC
 - Heavy Load Workstation (Synthesis)



Ongoing Work: Threat Modeling and Security Analysis

- Threat Modeling of the Technology based on Modern Use Cases
- Security Analysis of the Entire Stack Based on Available Resources



WPI + Lubeck Team









Acknowledgements

 Thanks to Carlos Rosaz, Matthias Schunter, Anand Rajan, Evan Custodio from Intel







THANKS

• Questions?



Ongoing Work: Replicating µArch Attacks on FPGA-CPU Interface

- Memory Interface and the Cache Coherency Protocol
- Side-channel Analysis of Memory Operations

